Abstract-This paper analyzes MOSFET degradation in the regime of hot carrier injection enhanced by substrate bias Substrate-Enhanced Gate Current (SEGC). The results are compared with the damage generated during conventional Channel Hot Carrier (CHC) stress experiments.
I. INTRODUCTION
T HE application of a substrate bias to n-MOSFETs activates the phenomenon of Substrate-Enhanced Gate Current (SEGC) also referred to as Channel-Initiated Secondary Electron (CHISEL, [1] - [5] ), which can largely overcome the contribution to the gate current given by of the conventional channel hot electron (CHE) injection. These days, this phenomenon is routinely observed in deep sub-m n-MOSFETs, and, very recently, SEGC in pMOS devices has been also reported [6] . In fact, the dependence of the gate current on the gate voltage and the correlation between and the substrate current revealed that the increase of with the substrate bias has in p-MOSFETs the same origin as in n-MOS transistors [6] , [7] .
In both nMOS and in pMOS devices, the physical mechanism responsible for the increase is a chain of impact ionization events leading to carrier pair generation deep inside the MOS depletion region. The generation of these substrate hot carriers and their subsequent injection into the gate oxide are dramatically enhanced by the substrate voltage.
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The applicative interest of this mechanism for future fast and low power Nonvolatile Memories (NVM) has been repeatedly demonstrated [4] , [8] - [10] .
Hot carriers possibly injected into the gate oxide generate interface traps and degrade the electrical characteristics of MOS transistors. Thus, the larger gate current provided by CHISEL with respect to conventional CHE is expected to induce a faster degradation for given gate and drain voltages. However, a fair comparison for stress-induced degradation between CHE and CHISEL should be performed at the same rather than at the same and . This is particularly true from the viewpoint of NVM programming, where the relevant reliability figure is the damage produced by a given amount of injected charge.
Furthermore, the impact of interface states and trapped charges on the device current-voltage ( -) characteristics depends significantly on the spatial location of the damage [11] , [12] . Since it has been suggested by numerical simulations that CHISEL injection should be more distributed toward the channel region than conventional CHE one [13] , [14] , it is not straightforward to draw even a simple qualitative conclusion on the relative severity of the overall device degradation in the two hot electron injection regimes. This paper addresses these issues and presents a detailed comparative analysis of hot carrier degradation in the CHE and CHISEL regime. In particular, constant-bias stress experiments were carried out on n-and p-MOSFETs to analyze the evolution of the generated damage. At each stress step, a complete characterization of the most relevant MOSFETs parameters was carried out, including charge-pumping (CP) measurements [15] suitable to extract the spatial profile of the generated interface traps [16] - [18] .
The degradation induced by CHE and CHISEL stress conditions have been compared both at the same and stress voltages and at the same stress . Our experimental results confirmed that hot carrier injection in the SEGC regime is more distributed toward the center of channel than in CHE regime where the generated damage is concentrated at the drain side of the channel [19] . We also show that, for a given stress , in the SEGC regime the damage produced at the center of the channel gives a larger relative contribution to the overall degradation of the -characteristics than in CHE stress conditions, where the degradation is mainly due to the damage at the drain end of the channel. Fig. 1(a) shows the gate current characteristics of the LDD nMOS devices with nm for different substrate voltages. A significant increase of is clearly observed as the substrate voltage is raised above 0 V. The increase of with is due to tertiary electron injection, which clearly overcomes the CHE contribution. As a result, the maximum of the gate current occurs for progressively lower as is increased resulting in a tighter correlation between and , which has been recognized as a signature of the CHISEL regime [20] , [5] , [21] B. pMOSFETs Gate Currents Fig. 1(b) shows gate current characteristics of non-LDD pMOSFETs. At zero substrate bias, we observe the well-known positive electron gate current ( -filled symbols) due to secondary electrons generated by impact ionization of channel hot holes; this component drastically drops for larger than 2.5 V. When is raised, the body effect increases the threshold voltage and curves shift to larger values of . Furthermore, secondary electrons are more efficiently deflected toward the substrate and the maximum decreases, eventually becoming undetectable.
A. nMOSFETs Gate Currents
As approaches approximately 2.8 V, a negative gate current component ( -open symbols) is observed which exhibits a bell shaped behavior similar to that of the substrate current as a function of until the oxide field becomes large enough to induce tunnel injection of electrons from the gate which leads to the increase at larger than V. By applying the characterization technique developed in [5] , based on the relation between and , we could unambiguously attribute to tertiary holes generated in the substrate by the secondary electrons [6] , i.e., to an impact ionization feedback mechanism complementary to the one responsible for the gate current enhancement in n-MOSFETs.
III. CHARACTERIZATION EXPERIMENTS
A wide set of measurements was performed after each step of electrical stress. Conventional device parameters such as threshold voltage , maximum linear transconductance , and linear drain current were routinely monitored. CP experiments were used to have a direct determination of stress-induced interface states . Furthermore, stress experiments have been carried out to investigate differences of spatial profiles in either CHISEL or CHE injection regimes. To this purpose, CP measurements with constant slew rate and variable base and top levels ( and , respectively) were used. In the following, the key assumptions of this characterization technique are briefly summarized in order to better understand the physical meaning of the results discussed in Sections IV and V. A given region of the channel at an abscissa contributes to if is lower than the local effective flat-band voltage ( [15] ) and is larger than the local threshold voltage . In n-MOSFETs and progressively grow from the source-drain regions to the center of the channel [22] , [18] and it is therefore possible to modulate the channel zone that contributes to the CP current by changing and of the CP pulse. In particular, when is increased for a given , the CP current tends to a fairly constant value , as shown in the experimental curves of Fig. 2 , corresponding to the contribution of the entire channel.
When charge-pumping measurements are performed at constant slew-rate (SR), the emission and recombination times are constant, so that, assuming that the original trap distribution at the Si-SiO interface of the virgin device is uniform along the channel [18] , is proportional to the length of the pumped region. This makes it possible to use the versus characteristics ( Fig. 2 ) to extract the function [16] . Assuming that the profile does not change after stress and indicating with the stress-induced interface states, CP current variations after stress are given by (1) where and are the abscissas at which and , respectively, and it is implicitly assumed that stress-induced at the source side of the channel is negligible. Inverting this equation, we find the lateral distribution of generated traps as [16] ( 2) where is known from the virgin device. This technique was used to extract the generated trap distribution both in nMOS and pMOS devices as described in Sections IV and V.
IV. nMOS DEGRADATION
In this section, the degradation induced by CHISEL and CHE in n-MOSFETs are studied and compared either at the same stress bias or at the same stress . In the former case, a given set of stress and values are used for different substrate voltages, while in the latter, and are adjusted so as to maintain the same at the different .
A. Constant Drain Voltage Experiments
Stress experiments at constant bias were carried out on nMOSFETs in the two injection regimes. Fig. 3 illustrates the CP current variation calculated from versus characteristics as in Fig. 2 at the maximum . Since is proportional to the total number of stress induced interface states, Fig. 3 shows that the application of a substrate bias enhances trap generation, consistently with the increase of shown in Fig. 1(a) . As can be seen by comparing Figs. 1(a) and 3, the relative increase in generation due to a application is smaller than the corresponding relative increase, but this is not totally unexpected given the well-known sublinear dependence of generation on the hot carrier fluence [23] . Above threshold, the dependence of and is weaker in the CHISEL than in CHE case. The spatial distribution of stress-induced along the Si-SiO interface corresponding to the experiments of Fig. 3 is shown in Fig. 4 As expected, a sharp degradation peak in proximity of the drain is observed in the device stressed with CHE [ Fig. 4(a) ]. In the SEGC regime, besides the increase of generated , we also note a shoulder of the degradation profile that emerges toward the channel. The amplitude of this shoulder tracks the increase of the main degradation peak during stress time [ Fig. 4(b) ].
The importance of the shoulder with respect to the peak in the profile, that is, the fraction of traps generated in the channel with respect to those at the drain, depends on stress bias conditions and tends to increase as is decreased and increased. By changing the stress bias, it is thus possible to induce different profiles of trap generation.
However the degradation peak at the drain end of the device never disappears. This is not unexpected because on the one hand even at numerical simulations show that the competing effect of the reversed oxide field on the large vertical drop accelerating the electrons toward the Si-SiO interface results in a peak of hot carrier injection in proximity of the drain-end of the channel also in the CHISEL regime [13] , [24] . On the other hand, the application of triggers an injection of tertiary electrons which adds to conventional CHE, thus producing a degradation which adds to the CHE induced damage.
A confirmation of the fact that the damage is more distributed toward the channel in the CHISEL regime can be obtained from the degradation of the drain current . In fact it is known that in short-channel LDD MOSFETs the reduction at relatively low is most sensitive to generated in the channel because the channel resistance (i.e., the intrinsic resistance of the MOS transistor) is much larger than the parasitic source and drain series resistance
. At large values, instead, the relative importance of increases and becomes very sensitive to interface states generated in the source-drain regions below the spacers, which increase values [25] , [26] . Fig. 5(a) reports the stress-induced measured at low and at high versus the increase of for the CHISEL and CHE stress conditions. Since the are compared for a given , then we are comparing the degradation produced by the same amount of total . The data reported in Fig . 5 (a) correspond to stress time that induce only very small shifts (below 50 mV) to be sure that reduction is mainly due to stress-induced rather than charge trapping in the oxide.
During stress at high , degradation is larger at low than at high , confirming the significant damage inside the channel. In CHE regime, instead, degradation is larger at V and mainly due to damage below the spacer as expected for LDD devices [25] , [26] . Furthermore, we see that degradation for (filled symbols) is strongly increased with the substrate voltage whereas for (open symbols) is very similar for different . Qualitatively similar results [see Fig. 5(b) ] were found at all stress gate voltages.
In summary, these results of degradation confirm that the application of a substrate bias results in a trap generation that is more distributed along the channel than in conventional CHE conditions and support the indication of a broader spatial distribution of the gate current obtained by the Monte Carlo simulations of [13] , [14] .
B. Constant Gate Current Experiments
One of the most common applications of CHISEL injection is in the field of NVM, where it provides a viable alternative to CHE injection for low-voltage low power operation. In order to compare CHISEL and CHE degradation in bias conditions relevant for NVM applications, we carried out stress experiments at the same and maintaining an approximately constant electric field in the gate oxide in proximity of the injection area. To this purpose we set and adjusted to obtain the same A/ m for different . Fig. 6 shows the CP current variations and the maximum linear transconductance degradation ( at mV) versus stress time for three different biases having the same gate current ( pA) for n-MOSFETs with m. It is interesting to note that, when stress is kept constant, CP currents and transconductance variations are quite similar for the different bias. The slight increase of the slope of the curves was not observed during constant voltage stress experiments [19] . Therefore, rather than a peculiar feature of the CHISEL regime it appears to be related to the reduced applied to maintain constant. Fig. 7 reports spatial profiles of the damage generated at s during the constant stress experiments. As expected from data in Fig. 6 , the area below the curves (i.e., the total stress-induced ) is essentially the same but a shoulder of the profile extending toward the channel emerges at large as in the case of constant experiments (Fig. 4) , confirming a broad distribution of damage. A qualitatively similar behavior was observed at shorter stress times. An analysis of degradation like the one reported in Fig. 5(a) has been carried out also on the constant experiments and consistent results were found. Fig. 8 shows that changes at low (essentially due to the channel degradation) increase upon application of , while at high (sensitive to the damage below the spacers) is reduced for because of the corresponding lower stress . A more severe degradation of the spacer's region in CHE conditions is also confirmed by a larger substrate current reduction during stress (not shown) than in CHISEL regime. This decrease of is caused by an increase of series resistances that reduce the effective across the channel [27] .
V. pMOS DEGRADATION
Constant bias stress experiments were performed also on pMOS devices. Fig. 9 reports the corresponding and . The substrate voltage enhances considerably both generation and positive charge trapping in the oxide. Stress conditions correspond approximately to the maximum Secondary Electron Injection (SEI) for ( V, V) and either maximum hole injection ( V, V) or zero gate current ( V, V) for V [see Fig. 1(b) ]. In spite of a substantially smaller [see again Fig. 1(b) ], device degradation at high substrate bias (i.e., when substrate hot holes are injected toward the gate oxide, pA) is dramatically higher and faster than in electron injection condition ( pA) and also much larger than in nMOSFETs. At the most critical biases a saturation effect is clearly observed even at relatively short stress times.
Threshold voltage shifts have opposite signs in the SEI and SEGC regimes and the positive charge trapping for SEGC (i.e., V) is consistent with the hole injection. The much larger trapping than in the SEI regime (i.e., V) is also consistent with the large trapping cross section of holes in the oxide [28] , [29] .
Several degradation monitors for stress experiments carried out in the SEGC regime are reported as a function of stress gate bias in Fig. 10 . Differently from the nMOSFET case, we observe that worst case degradation does not correspond to the maximum of either the electron or the hole gate current [ and in Fig. 1(b) ]. On the contrary, the worst case for device degradation occurs at V where gate current is approximately zero. This may be explained with the hypothesis that the cooperation of the two type of carriers could enhance the generation of the damage [30] , [24] , [31] with respect to conditions where damage is generated by only one carrier type.
The profile of pMOS devices during stress experiments at the maximum of electron injection current (non-LDD pMOS) and hole injection current (LDD and non-LDD pMOSFETs) are shown in Fig. 11 and have been extracted by means of the same charge-pumping technique used for nMOSFETs [18] . Since one of the assumptions of this technique is that the profile of the virgin and stressed devices are the same, we added a mild hot electron injection phase after the stress phase to annihilate the positive trapped charge. This technique is often used in profiling experiments [16] . However we could not find a combination of injection time and voltages leading to a significant recovery of the trapped charge without simultaneous creation of substantially more traps. Therefore, the mild injection step was eliminated and we will present here only the profiles as measured just at the end of the stress phase. The extracted profiles may thus be influenced by the positive charge trapping induced by hole injection. However, the profiles discussed in the following are at least qualitatively correct because we verified them also for short stress times inducing only negligible oxide charge trapping. Fig. 11 shows that in the SEGC regime, the lateral profile of generated traps extends toward the channel, much more than it does in the SEI stress condition. In addition, differently from the nMOSFET case, no degradation peak is observed in proximity of the drain when p-MOSFETs are stressed in SEGC conditions. The absence of this peak is not simply a consequence of drain engineering options, because it is observed in both LDD and non-LDD pMOS. On the contrary, it is possibly related to the small stress drain voltage compared to the SiO barrier for the holes ( V V) that drastically suppresses the injection of holes heated in the channel.
In order to confirm the distributed nature of substrate enhanced pMOS degradation, in spite of the uncertainty of the profiles due to uncompensated positive charge trapping, we have compared drain current degradation after stress in the SEGC and SEI injection regimes. Fig. 12 shows that, similarly to the nMOSFET case, at low (filled symbols) is much more sensitive to substrate bias than at high (open symbols) indicating a larger degradation toward the center of the channel.
VI. CONCLUSION
Application of substrate voltage in p-MOSFETs puts in evidence a new substrate hole injection mechanism, complementary to the CHISEL in nMOSFETs. A detailed comparative analysis of gate currents and degradation in n-and p-MOSFETs biased at large substrate voltage is thus possible and has been carried out here.
Results at constant bias show higher interface state generation and charge trapping in the SEGC than at zero . Differently from nMOSFETs, the worst case degradation in p-MOSFETs does not occur at the maximum of the gate current, but at a bias corresponding to approximately zero gate current and allowing for simultaneous electron and hole injection in the gate oxide.
Accurate analysis of degradation parameters collected during stress experiments on n-and p-MOS shows that for a given drain and gate bias, stress in the SEGC regime generates a larger and spatially more distributed damage than conventional channel hot carrier stress.
Furthermore, injection experiments at constant gate current, especially relevant in the viewpoint of applications in the field of NVM devices, put in evidence a slightly larger degradation rate for CHISEL than for CHE injection conditions, which is absent for constant bias stresses and possibly related to the lower drain bias required to maintain a constant gate current. Overall, in terms of long-term degradation the CHISEL regime is not significantly worse than in the CHE one, because the slightly larger degradation rate is partly compensated by a smaller absolute degradation in the early phase of stress. However, the more distributed nature of the damaged region could lead to interactions between damage during program and erase operations, especially if the latter is performed by tunnel injection through the whole channel area. 
